![[반도체 공정 설계] 반도체 소자 제조공정(Semiconductor Device Fabrication Process)(영문)-1](http://images.happyhaksul.com/thumb/525/524033-0001.gif)
![[반도체 공정 설계] 반도체 소자 제조공정(Semiconductor Device Fabrication Process)(영문)-2](http://images.happyhaksul.com/thumb/525/524033-0002.gif)
![[반도체 공정 설계] 반도체 소자 제조공정(Semiconductor Device Fabrication Process)(영문)-3](http://images.happyhaksul.com/thumb/525/524033-0003.gif)
![[반도체 공정 설계] 반도체 소자 제조공정(Semiconductor Device Fabrication Process)(영문)-4](http://images.happyhaksul.com/thumb/525/524033-0004.gif)
![[반도체 공정 설계] 반도체 소자 제조공정(Semiconductor Device Fabrication Process)(영문)-5](http://images.happyhaksul.com/thumb/525/524033-0005.gif)
![[반도체 공정 설계] 반도체 소자 제조공정(Semiconductor Device Fabrication Process)(영문)-6](http://images.happyhaksul.com/thumb/525/524033-0006.gif)
![[반도체 공정 설계] 반도체 소자 제조공정(Semiconductor Device Fabrication Process)(영문)-7](http://images.happyhaksul.com/thumb/525/524033-0007.gif)
![[반도체 공정 설계] 반도체 소자 제조공정(Semiconductor Device Fabrication Process)(영문)-8](http://images.happyhaksul.com/thumb/525/524033-0008.gif)
![[반도체 공정 설계] 반도체 소자 제조공정(Semiconductor Device Fabrication Process)(영문)-9](http://images.happyhaksul.com/thumb/525/524033-0009.gif)
![[반도체 공정 설계] 반도체 소자 제조공정(Semiconductor Device Fabrication Process)(영문)-10](http://images.happyhaksul.com/thumb/525/524033-0010.gif)
![[반도체 공정 설계] 반도체 소자 제조공정(Semiconductor Device Fabrication Process)(영문)-11](http://images.happyhaksul.com/thumb/525/524033-0011.gif)
![[반도체 공정 설계] 반도체 소자 제조공정(Semiconductor Device Fabrication Process)(영문)-12](http://images.happyhaksul.com/thumb/525/524033-0012.gif)
분야
hwp1. 193nm immersion with wafer
2. 193nm immersion double pattern EUV
3. multiple pattern EUV ML2 imprint
4. directed self assembly
5. interference lithography
Ⅱ. "Pitch Splitting (Double Exposure and Double Patterning)" and "Spacer Patterning"
1. Pitch splitting
2. Spacer Patterning Technology
Ⅲ. Reference
4. directed self assembly
Self assembly has the advantage that can easily get nano-scale pattern with little cost can produce the lower pattern of LER and LWR because of interface of thickness between the phase. So, self assembly receive attention to possibility of overcoming the limitations of lithography technology. Actually, there are many problem compare with semiconductor processing like technology of removal defect, accuracy of pattern and registration. But recently as directed self-assembly(DSA) technology is advanced, that can reduce the defect of pattern which is substitution of existing optical lithography technology and will be important role in making semiconductor minute pattern.
Naturally, the DSP has also demerits. If we use anodic aluminum oxide(AAO), we can
[1] A Spacer Patterning Technology for Nanoscale CMOS. Yang-Kyu Choi, Tsu-Jae King, Member, IEEE, and Chenming Hu, Fellow, IEEE. IEEE TRANSACTIONS ON ELECTRON DEVICES, VOL. 49, NO. 3, MARCH 2002.
[2] Strategies for nanoelectronics. G.F. Cerofolini. Microelectronic Engineering 81 (2005) 405–419.
[3] Spacer defined FinFET: Active area patterning of sub-20 nm fins with high density. B. Degroote, R. Rooyackers. Microelectronic Engineering 84 (2007) 609–618.
[4] Sub 50-nm FinFET: PMOS. Xuejue Huang, Wen-Chin Lee, Charles Kuo. Department of Electrical Engineering and Computer Sciences, University of California at Berkeley, CA 94720 USA (revised 12/9/1999)
[5]Split and Design Guidelines for Double Patterning - Vincent Wiauxa, Staf Verhaegena, Shaunee Chenga, Fumio Iwamotob, Patrick Jaenena, Mireille Maenhoudta, Takashi Matsudab, Sergei Postnikovc, Geert Vandenberghea[6]Layout Decomposition for Double Patterning Lithography - Andrew B. Kahng, Chul-Hong Park, Xu Xu, and Hailong Yao Blaze DFM, Inc., Sunnyvale, CA
http://en.wikipedia.org/wiki/Double_patterning
