[반도체공정] 미래 리소그래피(lithography) 동향(영문)

※ 미리보기 이미지는 최대 20페이지까지만 지원합니다.

분야
등록일
페이지/형식
구매가격
적립금

레포트 > 공학계열
2011.06.08
13페이지 / docx
1,400원
42원 (구매자료 3% 적립)

자료 다운로드 네이버 로그인

추천자료

세메스 면접 최종합격자의 면접질문 모음 + 합격팁 [최신극비자료]

[나노기술] 리소그래피의 종류와 문제점 및 해결 방안 -Nano Imprint Lithography

기업 조사보고서 ASMLKOREA

리소그래피2

리소그래피 lithography5

[나노] Nano Imprint Lithography(NIL)기술의 최근 동향

Nano Imprint Lithography(NIL) 나노 임프린트 리소그래피

[나노기술] Nano Lithography

STM을 이용한 기록매체

소개글

[반도체공정] 미래 리소그래피(lithography) 동향(영문)에 대한 자료입니다.

The chip makers are still using a 193 nm lithography tool with an immersion technology. However, the next-generation lithography tool is still not available and they have to continue the scaling of the devices. Therefore, this essay aims to know about trend of the future lithography and requirement of that, and also know about the double patterning, Spacer patterning which are currently spotlighted.
Contents
The general future trend of the lithography and technical requirements
Lithography technology
Photo resist (materials, sensitivities)
Optical mask
Double patterning
EUV mask
Imprint template
Conclusion (>16nm,

본문내용

(4) Double patterning
The double patterning is divided into four parts, leading with wafer requirements and then two sets of lithographic requirements (Generic Pitch Splitting - Double Patterning Requirements Driven by MPU metal Half-Pitch and Generic Spacer Patterning Requirements - Driven by Flash). The lithography requirements are different for each process; the requirements for pitch splitting are based on the MPU metal half-pitch. The fundamental premise is that both the line and the space must meet the 12% CD specification. Since the space depends on the overlay and printed line width, meeting the 12% specification drives the overlay specification for double pattering. Further, to make the overlay specification as large as possible, the line width needs to be controlled to the tightest possible. In the tables, this means the double patterning line width must be controlled to the specification that an MPU gate line width would be controlled to. The mask specifications needed to support this specification are shown in the bottom rows. The matched double patterning mask image placement must be tighter than a single mask overlay by the square root of 2. Therefore, the mask-to-mask overlay contribution in any particular location must be 20% of the total pitch splitting error budget. The wafer CD error budgets for spacer patterning are also driven by the need to have both the line and space w

#반도체공정 #리소그래피 #미래 #반도체 #lithography

오늘 본 자료

오늘 본 자료가 없습니다.

이 분야 인기자료

이 분야 신규자료